Tutorial

Creating a Custom Peripheral and adding it to a Microblaze Embedded System

Introduction

In the previous tutorials you learned how to create embedded design using EDK, and connect it to a personal computer over the standard network interface. In these tutorials you only used peripherals provided by Xilinx in its IP core library. In this tutorial you experiment creating your own IP core, add it to Xilinx library and integrate it into your design. You will be able to add your own VHDL code into the new design to implement the required function of your projects. The new peripheral will be connected to the Microblaze system using the PLB bus.

Pre-requisites

1. Complete Tutorial: Building an Embedded Processor System on FPGA.

Objectives:

- 1. Create an IP core with PLB interface.
- 2. Connect the new IP core to Microblaze embedded system.
- 3. Perform communication with the new core.

Equipment and Tools

- 1. NEXYS 3 Spartan-6 Board.
- 2. Xilinx Embedded Development Kit (v13.3).
- 3. Personal Computer with RS232 cable.

9 🛶 🖬 😥	📸 🧇 🗈 🏥 🛍 🕍 🗓 Project 🔍 🖓 🕬 🔊	🖻 🔤 🖄 🖾 🖻	E Due Interferen Deute				
Navigator 🗙	Platform		Bus interraces Ports	Addresses	lun	Tune	
Design Flow	Project Files	BBB	dimb	Dus Maine		Imb v10	2 00 b
	MHS File: system.mhs		- ilmb			Imb v10	2.00.b
1	UCF File: data/system.ucf	· · · · · · · · · · · · · · · · · · ·	mb_plb		*	plb_v46	1.05.a
Due DDCe	iMPACT Command File: etc/dc		microblaze_0		*	microblaze	8.20.a
Run DRCs	- Implementation Options File:		😟 İmb_bram		*	bram_bl	1.00.a
	- Bitgen Options File: etc/bitger	b	⊕ dImb_cntIr		*	Imb_bra	3.00.b
plement Flow	Elf Files		ilmb_cntlr		*	Imb_bra	3.00.b
	B microblaze_0	4	🕀 mdm_0		4	mdm	2.00.b
1	B Project Options	•	DIP_Switches_8Bit		*	xps_gpio	2.00.a
	Device: xc5vix110tm1136-1	•	LEDs_8Bit		*	xps_gpio	2.00.a
enerate Netlist	Netlist: lopLevel		Hard_Ethernet_MAC_fifo		*	xps_II_fifo	1.02.a
	Implementation: XPS (Xflow)	• • •	Hard_Ethernet_MAC		6	xps_II_te	2.03.a
	HDL: VHDL		B RS232_Uart_1		*	xps_uart	1.02.a
1010	Sim Model: BEHAVIORAL		SPLB	mb_plb	-		
erate BitStream	- Design Summary		— clock_generator_0		*	clock_ge	4.03.a
xport Design							
mulation Flow		• • •	•			1	•
herate HDL Files		Legend Master Slav Production	re ■Master/Slave ► Target <initiato Dicense (paid) @License (eval) Discontinued</initiato 	r Connected	OUnconnected M Monitor Production BBeta MDevelopr	nent	
	🍪 Project 😵 IP Catalog	🍪 Graphica	l Design View 📧 🖄 Design	Summary 🔛	System Assembly View	v 🔼	
J.n.			Console				
unch Simulator	Copied /afs/tu-berlin.de/un	its/Fak_IV/a	es/tools/xilinx/13.3/ISE_	DS/EDK/data/	xflow/bitgen_virtex5.ut	to etc di	rector
	DFor ordering information, p	lease refer	to the product page for t	his componen	t on: www.xilinx.com	deargn wi	111 064

Figure 1: Platform Studio Window

Tutorial Steps

Part 1: Creating a Custom IP Core

In this part of the tutorial we will create a new IP core using EDK to integrate it with the Microblaze embedded system.

Step 1: Starting from the end of tutorial 2: you should end up with the Platform Studio window shown in **Figure 1**. In this window select the menu item "**Hardware-> Create or Import Peripheral...**". This will display the "Create or Import Peripheral Wizard" window shown in **Figure 2**. This wizard will guide you through the required steps to create a new peripheral. Click "**Next**" to continue.

Contract Con	Create and Import Peripheral Wizard <@gata-ubu>	2 ⊗ ⊙ ⊗
Aruan	Welcome to the Create and Import Peripheral Wizard This wizard is used for generating & importing IPs which will work with EDK sys based IPs can be used in processor systems developed outside the EDK.	item. AXI
Xilinx Embedded Processing Solutions		
₹ XILINX		
	To continue, click Next.	
More Info	< <u>Back</u> <u>Next</u> >	Cancel

Figure 2: Create and Import Peripheral Wizard (Step 1)

Step 2: The second page of the wizard asks if you want to create a new peripheral or import an already created core. Select "**Create Template for a new Peripheral**" and then press "**Next**" as shown in **Figure 3**. The wizard will guide you with the necessary steps to build the required files to build and connect your new peripheral (both hardware and software).

\odot	Create and Import Peripheral Wizard <@gata-ubu>	$\odot \odot \odot$
Peripheral Flow Indicate if you want to	create a new peripheral or import an existing peripheral.	
This tool will help you cre EDK repository. The interf	ate templates for a new EDK IP, or help you import an existing EDK IP ir ace files and directory structures required by EDK will be generated.	nto an XPS project or
	Select flow]
Create Templates	Create <u>t</u> emplates for a new peripheral	
	Import <u>e</u> xisting peripheral	
Implement/Verify	Flow description	
Import to XPS	This tool will create HDL templates that have the EDK co port/parameter interface. You will need to implement the peripheral.	ompliant e body of the
	Options Load an existing .cip settings file (saved from a pre	vious session)
<u>1</u> ore Info	< <u>B</u> ack	Next > Cancel

Figure 3: Create and Import Peripheral Wizard (Step 2)

\odot	Create Peripheral <@gata-ubu>	$\odot \odot \odot \odot$
Repository or Project Indicate where you	ct a want to store the new peripheral.	
A new peripheral can peripheral can be acce	be stored in an EDK repository, or in an XPS project. When stored in a essed by multiple XPS projects.	an EDK repository, the
◯ To an <u>E</u> DK user re	pository (Any directory outside of your EDK installation path)	
<u>R</u> epositor		▼ Bro <u>w</u> se
To an <u>X</u> PS project		
Project: //afs/tu	-berlin.de/home/a/ahmed.elhossini/irb-ubuntu/Projects/EDK_Projects/	Prephirals 🔻 Browse
- Perinheral will be nl:	aced under	
/ /home/a/ahmed.e	lbossini/irb.ubuntu/Projects/EDK_Projects/Prenhirals/pcores	
]
More Info	< <u>B</u>	ack <u>N</u> ext > Cancel

Step 3: The following window asks about the location where you want to store the files for your new peripheral. Here you have two options as show in **Figure 4**. The first option stores the core in a global repository so that it will be accessible in any project you create. The second option stores the new peripheral in your project local directory and so it will be accessible only in your project. Since this is just a tutorial select the second option and then press "**Next**".

80	Create Peripheral <@gata-ubu>	0 0 0 8
Name and Version Indicate the name and	version of your peripheral.	·C;
Enter the name of the peri entity.	pheral (upper case characters are not allowed). This name will be used	l as the top HDL design
N <u>a</u> me: mycore		
Version: 1.00.a		
Major revision: Minor	revision: <u>H</u> ardware/Software compatibility revision:	
Description: This is my	core!	
Logical library name: my	core_v1_00_a ted by you or generated by this tool) that are used to implement this p	eripheral must be
compiled into the logica available in the XPS proj settings.	library name above. Any other referred logical libraries in your HDL ar ect where this peripheral is used, or in EDK repositories indicated in th	re assumed to be e XPS project
More Info	< <u>B</u> ack	Next > Cancel

Figure 5: Create and Import Peripheral Wizard (Step 4)

Step 4: In the window shown in **Figure 5** you are required to enter the peripheral name and revision. The wizard allows you to create different revisions of the same core as well as starting from scratch. Note that the core name should consist only of lower case letters and numbers. In this screen you can also add some description to your core. Give your new IP core any name, for example "mycore". Type the name and give description if required then press "Next" to continue.

Bus Interface Indicate the bus interface supported by your peripheral. To which bus will this peripheral be attached? AXI4-Lite: Simpler, non-burst control register style interface AXI4: Burst Capable, high-throughput memory mapped interface AXI4-Stream: Burst Capable, high-throughput streaming interface Processor Local Bus (PLB v4.6) Fast Simplex Link (FSL) ATTENTION Refer to the following documents to get a better understanding of how user peripherals connect to the CoreConnect(TM) bus PLB v4.6 interconnect and the FSL interface. NOTE - Select the bus interface above and the corresponding link(s) will appear below for that interface. CoreConnect Specification for single data beat transfer PLB (v4.6) Slave IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer	8 🕢	Create Peripheral <@gata-ubu>	2 © © X
To which bus will this peripheral be attached?	Bus Interface Indicate the bus i	interface supported by your peripheral.	T's
▲XI4-Lite: Simpler, non-burst control register style interface ▲XI4: Burst Capable, high-throughput memory mapped interface ▲XI4: Stream: Burst Capable, high-throughput streaming interface ● Processor Local Bus (PLB v4.6) ● Fast Simplex Link (FSL) ATTENTION Refer to the following documents to get a better understanding of how user peripherals connect to the CoreConnect(TM) bus PLB v4.6 interconnect and the FSL interface. NOTE - Select the bus interface above and the corresponding link(s) will appear below for that interface. CoreConnect Specification PLB (v4.6) Slave IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data tra	To which bus will thi	s peripheral be attached?	
▲XI4: Burst Capable, high-throughput memory mapped interface ▲XI4-Stream: Burst Capable, high-throughput streaming interface ● [Processor Local Bus (PLB v4.6] ● fast Simplex Link (FSL) ATTENTION Refer to the following documents to get a better understanding of how user peripherals connect to the CoreConnect(TM) bus PLB v4.6 interconnect and the FSL interface. NOTE - Select the bus interface above and the corresponding link(s) will appear below for that interface. CoreConnect Specification PLB (v4.6) Slave IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer Cancel More Info More Info Cancel	O <u>A</u> XI4-Lite: Simp	ler, non-burst control register style interface	
▲XI4-Stream: Burst Capable, high-throughput streaming interface ● [Processor Local Bus (PLB v4.6)] ● fast Simplex Link (FSL) ATTENTION Refer to the following documents to get a better understanding of how user peripherals connect to the CoreConnect(TM) bus PLB v4.6 interconnect and the FSL interface. NOTE - Select the bus interface above and the corresponding link(s) will appear below for that interface. CoreConnect Specification PLB (v4.6) Slave IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer	🔿 AXI4: Burst Cap	able, high-throughput memory mapped interface	
• Errocessor Local Bus (PLB v4.6) • Fast Simplex Link (FSL) ATTENTION Refer to the following documents to get a better understanding of how user peripherals connect to the CoreConnect(TM) bus PLB v4.6 interconnect and the FSL interface. NOTE - Select the bus interface above and the corresponding link(s) will appear below for that interface. CoreConnect Specification PLB (v4.6) Slave IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer More Info < Back	O AXI4-Stream: B	urst Capable, high-throughput streaming interface	
<u>Fast Simplex Link (FSL)</u> ATTENTION Refer to the following documents to get a better understanding of how user peripherals connect to the CoreConnect(TM) bus PLB v4.6 interconnect and the FSL interface. NOTE - Select the bus interface above and the corresponding link(s) will appear below for that interface. OreConnect Specification PLB (v4.6) Slave IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer More Info	Processor Local	Bus (PLB v4.6)	
ATTENTION Refer to the following documents to get a better understanding of how user peripherals connect to the CoreConnect(TM) bus PLB v4.6 interconnect and the FSL interface. NOTE - Select the bus interface above and the corresponding link(s) will appear below for that interface. CoreConnect Specification PLB (v4.6) Slave IPIF Specification for single data beat transfer PLB (v4.6) Slave IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer More Info < Back	O <u>F</u> ast Simplex Li	nk (FSL)	
Refer to the following documents to get a better understanding of how user peripherals connect to the CoreConnect(TM) bus PLB v4.6 interconnect and the FSL interface. NOTE - Select the bus interface above and the corresponding link(s) will appear below for that interface. CoreConnect Specification PLB (v4.6) Slave IPIF Specification for single data beat transfer PLB (v4.6) Slave IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer More Info < Back	ATTENTION		
More Info Note - Select the bus interface above and the corresponding link(s) will appear below for that interface. CoreConnect Specification PLB (v4.6) Slave IPIF Specification for single data beat transfer PLB (v4.6) Slave IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer Cancel	Refer to the follow CoreConnect(TM) I	ing documents to get a better understanding of how user peripherals connect to the bus PLB v4.6 interconnect and the FSL interface.	
CoreConnect Specification PLB (v4.6) Slave IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer Concel	NOTE - Select the	bus interface above and the corresponding link(s) will appear below for that interface.	
PLB (v4.6) Slave IPIF Specification for single data beat transfer PLB (v4.6) Slave IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer Specification for burst data transfer Cancel	CoreConnect Spec	ification	
PLB (v4.6) Slave IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer PLB (v4.6) Master IPIF Specification for burst data transfer More Info More Info <	PLB (v4.6) Slave IF	PIF Specification for single data beat transfer	
PLB (v4.6) Master IPIF Specification for single data beat transfer PLB (v4.6) Master IPIF Specification for burst data transfer More Info More Info <	PLB (v4.6) Slave IF	PIF Specification for burst data transfer	
PLB (v4.6) Master IPIF Specification for burst data transfer More Info More Info Seack Next > Cancel	PLB (v4.6) Master	IPIF Specification for single data beat transfer	
More Info	PLB (v4.6) Master	IPIF Specification for burst data transfer	
More Info			
More Info < Back Next > Cancel			
	More Info	< <u>B</u> ack <u>N</u> ext >	Cancel

Figure 6: Create and Import Peripheral Wizard (Step 5)

Step 5: In this step you are required to select the interface type for your peripheral. Xilinx EDK supports 3 types of interface standards in its embedded systems. The first and the newest one is the AXI4 architecture which is designed for various types of communication strategies. The second type is the **"Processor Local Bus (PLB 4.0)"** which is a standard bus architecture to connect Microblaze and its peripheral in a shared bus structure. This bus standard will be used in this tutorial. The last interface type is the **"Fast Simplex Link (FSL)"** which is a dedicated FIFO link between the processor and the peripheral. The Microblaze supports a limited number of FSL links but this communication channel guarantees the fastest communication between the peripheral and the processor. Select the **"Processor Local Bus (PLB 4.0)"** as shown in **Figure 6** and then press **"Next"**.

8 🔾	Create Peripheral <@gata-ubu>	2 S S
IPIF (IP Interface) Services Indicate the IPIF services re	equired by your peripheral.	T.
Your peripheral will be connect which provide you with a quick Besides the standard functions other commonly used services Processor Local B B PLB v4.6 Slave B B B B B B B B B B B B B B B B B B B	ted to the PLB (v4.6) interconnect through corresponding k way to implement the interface between the PLB inter- s like address decoding provided by the slave IPIF modu a and configurations to simplify the implementation of the Slave service and configurations to simplify the implementation of the Slave service and configuration (version 4.6) PLB v4.6 Master PLB v4.6 Master Digit Master Cnthr Master Cnthr Cogic Master Cnthr Cog	 g PLB IP Interface (IPIF) modules, connect and the user logic. lle, the wizard tool also offers he design. guration most peripherals for operations s report, data buffering, ess space access, and etc. (PLB rays be included). X User logic software register User logic memory space X Include data phase timer figuration omplex peripherals like Ethernet g data transfers between terface will be included if d).
More Info		< <u>B</u> ack <u>N</u> ext > Cancel

Figure 7: Create and Import Peripheral Wizard (Step 6)

Step 6: The PLB bus is based on a Master/Slave configuration. The bus can have multiple masters and slaves. In the design created in the previous Tutorial, Microblaze acted as the master of the PLB bus while all other peripheral acted as slaves. The master initiates the transactions and controls the data flow, while the slave peripheral waits for a transaction from the master. The master of the bus sends requests to the a specific address space, and the slave peripheral decodes that address and responds to the request if the address is recognized. The address of each peripheral is unique and all transaction are memory mapped. In this step we specify the configuration of the core we are about to create. The wizard will add VHDL logic block for slave, master, or both if required. You have to specify the components in the slave logic and if you want a master logic you can also do so. As you can see in **Figure 7**, you can add interrupt control, software reset, Read/Write FIFO, user registers, and more. Later you can modify these components and add more depending on the function of your peripheral. For the purpose of this tutorial select the options shown in **Figure 7**, then press "**Next**".

8 🕓	Create Peripheral <@gata-ubu>	0 o o s
Slave Interface Configure the slave inte	erface of your peripheral	T.
The IPIF slave library provi interconnect. It provides a and timing translation betw and IPIF).	des a quick way to implement a slave interface between the user ddress decoding over various ranges as configured by the user and ween the PLB v4.6 interconnect and the IPIC (IP InterConnect . inter	logic and the PLB v4.6 I implements the protocol rface between user logic
_ Slave performance		
Slave peripherals suppor peripheral (i.e. memory higher data transfer rate operations.	t single beat read/write data transfers by default. If performance is controllers), you can have the burst transfer support turned on - th s for the PLB Cacheline access and enables the transfer protocol fo	s key to the slave is feature provides or PLB Fixed Length Burst
Burst and cache-line	support	
The native bit width of the salways 32-bit for non- resources, set the value peripheral. Native data width: 32	ne internal data bus may be less than or equal to the PLB slave int burst slaves and can be 32, 64, or 128-bit for slaves supporting bur to be the same as the smallest PLB master in the system that may bit	erface data bus width (it rst). To conserve FPGA y interact with your
More Info	< <u>B</u> ac	k <u>N</u> ext > Cancel

Figure 8: Create and Import Peripheral Wizard (Step 7)

Step 7: The following page of the wizard is shown in **Figure 8**. In this window you have the option to add cache support for your device as well as changing the data bus width. You do not need to do any changes in this screen. Press **"Next"** to continue.

8 🔾	Create Peripheral <@gata-ubu>	2 S S
User S/W Register Configure the software acc	essible registers in your peripheral.	1. Co
The user specific software acc registers are typically provide registers are addressable on t An example logic for register reference.	cessible registers will be implemented in the user-logic module ed for software programs to control and to monitor the status of the byte, half-word, word, double word or quad word boundaries read/write will be included in the user-logic module generated b	of your peripheral. Such your user logic. These depending on your design. by the wizard tool for your
BusZIP_RdReq BusZIP_WrReq BusZIP_RdCE BusZIP_Data IP2Bus_Data IP2Bus_RdAdk IP2Bus_Error	User logic software registers may take ful IPIF address-decoding service to generate individual register of interest. The diagram simplest set of IPIC slave signals to read/A Number of software accessible registers:	II advantage of the slave CE decodes for all of the n on the left shows the write the registers. 4 (1 to 4096)
More Info	<u>B</u> ack	K Next > Cancel

Figure 9: Create and Import Peripheral Wizard (Step 8)

Step 8: In the previous step you configured the new core to have built in software registers. The wizard will create the necessary logic inside your core to have read/write registers. In this step you are asked to specify the number of registers in your design as seen in **Figure 9**. Select "4" to add for registers to your design and then press "Next" to continue.

8 🕙	Create Peripheral <@gata-ubu>		2 © © &
IP Interconnect (IPIC) Select the interface between the lo	gic to be implemented in your peripher	al and the IPIF.	1. Co
Your peripheral will be connected to th custom logic from the user-logic modu called the IP interconnect (IPIC) interfa IPIF services you required, and you can	e PLB (v4.6) interconnect through suita le interfaces to the IPIF module(s) and ace. Some of the ports are always prese n choose other optional ports to be incl Note: all IPIC ports are active high.	ble IPIF master/slave modul other sub-blocks through a ent, some are pre-selected b uded in the design based or Port description	le(s). Your set of signals based on the i your needs.
Peripheral PLB v4.6 Slave Start Start </th <th> Bus2IP_Clk Bus2IP_Reset Bus2IP_Addr Bus2IP_CS Bus2IP_RNW Bus2IP_BE Bus2IP_RdCE Bus2IP_WrCE IP2Bus_Data IP2Bus_RdAck IP2Bus_Error </th> <th></th> <th></th>	 Bus2IP_Clk Bus2IP_Reset Bus2IP_Addr Bus2IP_CS Bus2IP_RNW Bus2IP_BE Bus2IP_RdCE Bus2IP_WrCE IP2Bus_Data IP2Bus_RdAck IP2Bus_Error 		
More Info	Restore Defaults	< <u>B</u> ack <u>N</u> ext	> Cancel

Figure 10: Create and Import Peripheral Wizard (Step 9)

Step 9: After setting the core configuration and internal components, the wizard window shown in **Figure 10** allows you to change the interface between your new added logic (IP) and the bus interface. The wizard will create the bus interface for you and then create a **usr_logic** module that contains all the logic selected by you in the wizard. This screen allows you to change the signals between the bus interface and your user logic. Press **"Next"** to continue.

8 🖸	Create Peripheral <@gata-ubu>	2 S S S
(OPTIONAL) Peripheral Simulatio Generate optional files for simula	n Support tion using Bus Functional Models (BFM).	- Co
The EDK provides a BFM simulation (generate the appropriate HDL and Bu PLBv46 Device (master) PLBv46 Monitor generate the appropriate HDL and Bu PLBv46 Monitor generate the appropriate th	 blatform to help you simulate your peripheral. Indicate i us Functional Language (BFL) stimulus file for the target Generate BFM simulation pla Note: ISim, ModelSim-SE, Model simulators are supported. A testbench template your peripheral. A test platform descript consisting of the subsy diagram will be generated. All CoreConnect bus trathrough BFL command Stimulus for other non your peripheral can be file. Please refer to the REA simulation instructions 	if you want this tool to bus. atform ISim-PE and QuestaSim will be generated on top of ption file (bfm_system.mhs) ystem illustrated by the ated as well. ransactions can be defined if file (sample.bfl). I-CoreConnect bus I/Os of e defined in the testbench ADME file for BFM s.
More Info	< <u>B</u> ac	ck <u>N</u> ext > Cancel

Figure 11: Create and Import Peripheral Wizard (Step 10)

Step 10: EDK designs can be simulated for functional and timing verification. In order to perform simulation, extra files will be needed and added for the simulation of the bus components. If you plan to perform simulations for your design then select "Generate BFM simulation platform" in the wizard page shown in Figure 11.



Figure 12: Create and Import Peripheral Wizard (Step 11)

Step 11: The final step of the wizard contains three final options:

1. The option to generate the user_logic module in Verilog rather than VHDL.

This option is important when you prefer Verilog for hardware development.

2. The option to generate an ISE project to help in the implementation of your core.

The generated ISE project can be used to verify the core before integration in the EDK.

3. The final option is to create a software driver for core to be used during software development.

Perform the selection as shown in **Figure 12** (unless you want to write in Verilog) and then press **"Next"** to continue.

The wizard steps are now completed and the template for your design is created.

Part 2: Modifying the generated IP core

In Part 1 of this tutorial, the wizard created all necessary files required to integrate your core into an EDK design. These files (as specified in step 3 of the wizard) are located in the local directory of your projects as shown in **Figure 13**. The files created are stored in two main directories "**pcores**" and "**drivers**". The first includes all the files for the hardware build while the second contains the software drivers created by the wizard. In both directories you will find another directory for your core with the name "**mycore_v1_00_a**".



Figure 13: Project Directory Listing

Open the folder "pcores->mycore_v1_00_a" it should be as shown in **Figure 14**. Three directories are found:

• "data": this directory contains the files required to define the core to the EDK. The EDK reads the files inside this directory to identify the bus connections of the core, and the hardware files required to build the core (library deceleration).

- **"devl"**: this directory contains the files for the ISE project.
- **"hdl"**: this directory contains the HDL files for the core.



Figure 14: "pcores->mycore_v1_00_a" directory listing



Figure 15: "pcores->mycore_v1_00_a->devl" directory listing

Open the folder "devl" as shown in Figure 15. The directory "projnav" contains the files of the ISE project navigator to edit the source files of your core.

Open that directory as shown in **Figure 16**.

	projnav – Dolphin <@gata-ubu>	S (S (S
File Edit View Go Back Forward	Tools Settings Help	Search
Places	> pcores > mycore_v1_00_a > devl > projnav	Information • × projnav Type: Folder Modified: Today 10:05
	1 Folder, 3 Files (46.8 KIB) Q	2

Figure 16: "pcores->mycore_v1_00_a->devl->projnav"

Here you will find the file "**mycore.xise**" which is the ISE project navigator file. You need to open this file using "**ISE**". Start ISE and the The ISE project navigator window will open. Select **"File->Open Project"** and select the file **"mycore.xise"**.



Figure 18: ISE project for "mycore"

XXXXXX

This will open the ISE navigator for the "mycore" project as shown in Figure 18.

Open the file **"user_logic.vhd"** and inspect it. The wizard created an entity called **"user_logic"**. The declaration for that entity is shown in **Figure 19**.

84	entity user_logic is			
85	generic			
86	(
87	ADD USER GENERICS BELOW THIS LINE			
88	USER generics added here			
89	ADD USER GENERICS ABOVE THIS LINE			
90				
91	DO NOT EDIT BELOW THIS LINE			
92	Bus protocol parameters, do not add to or delete			
93	C_SLV_DWIDTH : integer := 32;			
94	C_NUM_REG : integer := 4			
95	DO NOT EDIT ABOVE THIS LINE			
96);			
97	port			
98	C			
99	ADD USER PORTS BELOW THIS LINE			
100	USER ports added here			
101	ADD USER PORTS ABOVE THIS LINE			
102				
103	DO NOT EDIT BELOW THIS LINE			
104	Bus protocol ports, do not add to or delete			
105	Bus2IP_Clk : in std_logic;			
106	Bus2IP_Reset : in std_logic;			
107	Bus2IP_Data : in std_logic_vector(0 to C_SLV_DWIDTH-1);			
108	Bus2IP_BE : in std_logic_vector(0 to C_SLV_DWIDTH/8-1);			
109	Bus2IP_RdCE : in std_logic_vector(0 to C_NUM_REG-1);			
110	Bus2IP_WrCE : in std_logic_vector(0 to C_NUM_REG-1);			
111	IP2Bus_Data : out std_logic_vector(0 to C_SLV_DWIDTH-1);			
112	IP2Bus_RdAck : out std_logic;			
113	IP2Bus_WrAck : out std_logic;			
114	IP2Bus_Error : out std_logic			
115	DO NOT EDIT ABOVE THIS LINE			
116);			
117				
118	attribute MAX_FANOUT : string;			
119	attribute SIGIS : string;			
120				
121	attribute SIGIS of Bus2IP_Clk : signal is "CLK";			
122	attribute SIGIS of Bus2IP_Reset : signal is "RST";			
123				
124	end entity user_logic;			
	Figure 10, Entity declaration for "upon logic" common set			
	Figure 19: Emily declaration for user_logic component			

The entity declarations contains the required ports for data and control signals. The signals "**Bus2IP_Data**" and "**IP2Bus_Data**" are 32-bits data signals that are used to transfer data from/to the core. The signals "**Bus2IP_RdCE**" and "**Bus2IP_WeCE**" are the read enable and write enable signals for each register of the created core. As we selected four registers in the Wizard window, four select signals are included in these control signals. Other signals are used for data acknowledgment and error detection.

The architecture of the **"user_logic"** is composed of several blocks:

1. Signal declaration:

As shown in **Figure 20**, signals are defined for each of the four registers "slv_reg0" to "slv_reg3". Also signals are defined for read/write selection signals, and read/write acknowledgement.

134		
135	Signals for user logic slav	e model s/w accessible register example
136		
137	signal slv_reg0	: <pre>std_logic_vector(0 to C_SLV_DWIDTH-1);</pre>
138	signal slv_reg1	: <pre>std_logic_vector(0 to C_SLV_DWIDTH-1);</pre>
139	signal slv_reg2	: <pre>std_logic_vector(0 to C_SLV_DWIDTH-1);</pre>
140	signal slv_reg3	: std_logic_vector(0 to C_SLV_DWIDTH-1);
141	<pre>signal slv_reg_write_sel</pre>	: std_logic_vector(0 to 3);
142	<pre>signal slv_reg_read_sel</pre>	: std_logic_vector(0 to 3);
143	<pre>signal slv_ip2bus_data</pre>	: <pre>std_logic_vector(0 to C_SLV_DWIDTH-1);</pre>
144	signal slv_read_ack	: std_logic;
145	<pre>signal slv_write_ack</pre>	: std_logic;
146		

Figure 20: Signal Declaration

2. Register selection signals:

The bus signals are decoded here to generate read/write select and read/write acknowledgement signals as shown in **Figure 21**.

162	Bus2IP_WrCE	/Bus2IP_RdCE	Memory Mapped Register
163		"1000"	C_BASEADDR + 0x0
164		"0100"	C_BASEADDR + 0x4
165		"0010"	C_BASEADDR + 0x8
166		"0001"	C_BASEADDR + 0xC
167			
168			
169	slv_reg_write_sel	<= Bus2IP_Wro	rCE(0 to 3);
170	<pre>slv_reg_read_sel</pre>	<= Bus2IP_Rd(dCE(0 to 3);
171	slv_write_ack	<= Bus2IP_Wr0	rCE(0) or Bus2IP_WrCE(1) or Bus2IP_WrCE(2) or Bus2IP_WrCE(3);
172	slv_read_ack	<= Bus2IP_Rdd	dCE(0) or Bus2IP_RdCE(1) or Bus2IP_RdCE(2) or Bus2IP_RdCE(3);
		Figı	gure 21: Signal Assignment

3. Register-Write Process:

This segment of code describes a process that is used to write into each of the four registers. The process checks the signals "slv_reg_write_sel" signal and decode it to select the proper register and transfer the data signal "Bus2IP_Data" into the selected register. The write operation is synchronized with the bus clock "Bus2IP_Clk" and the registers contents are cleared using the bus reset signal "Bus2IP_Reset". This segment of code is shown in Figure 22. This process models the hardware required to transfer data from the PLB data bus into the contents of the selected register.



Figure 22: Register Write Process

4. Register-Read Process:

This process models the hardware required to transfer the contents of each register into the PLB data bus. The process decodes the signal "slv_reg_read_sel" and transfer the contents of the required register into the signal "slv_ip2bus_data" as shown in Figure 23.

```
implement slave model software accessible register(s) read mux
217
218
         SLAVE_REG_READ_PROC : process ( slv_reg_read_sel, slv_reg0, slv_reg1, slv_reg2, slv_reg3 ) is
        begin
219
220
           case slv_reg_read_sel is
when "1000" => slv_ip2bus_data <= slv_reg0;
when "0100" => slv_ip2bus_data <= slv_reg1;
when "0010" => slv_ip2bus_data <= slv_reg2;</pre>
221
222
223
224
225
              when "0001" => slv_ip2bus_data <= slv_reg3;
226
227
               when others => slv_ip2bus_data <= (others => '0');
            end case;
228
229
         end process SLAVE REG READ PROC;
```



5. Bus driver signals:

The final part of the architecture connects the acknowledgement signals and data signals into the bus signals as shown in **Figure 24**.



Now after investigating each component of the "user_logic" module, we are ready to modify it. We will modify this logic to perform simple subtraction and addition operations. We will simply subtract the contents of the first two registers and store the results in Register #2. We will also add the contents of the first two registers and store the results in Register #3 as shown in Figure 25.



Figure 25: Hardware Modification

Add the following two lines before the end of the architecture body

slv_reg2 <= slv_reg0 - slv_reg1; slv_reg3 <= slv_reg0 + slv_reg1;</pre>

This will build the hardware shown previously in **Figure 25**. Now as the wizard created a logic to write into registers 2 and 3, we need to modify this logic so that these registers will only have a single source. Comment the following code shown in **Figure 26**. When you complete these modifications implement the design using the ISE flow to make sure that it builds correctly before connecting the core to Microblaze in the EDK.



Build the design in the ISE project navigator by selecting "mycore.vhd" and then double click "Implement Design" in the "Design Tab".

Part 3: Adding the generated IP core the Microblaze system

Now as we are done modifying the new IP core to work as described in Figure 25. We are ready to add the newly created peripheral to our Microblaze system created in the previous tutorial. The IP core we created in Part 1 and Part 2 supports the PLB bus which is the common bus used in the Microblaze system. Now we will add the new core to the system, connect it to the bus, give it an address space and then rebuild the system to generate a new bit-stream (file). In Part 4 of this tutorial we will modify the software of the Microblaze to access this core. Now we will switch back to the EDK by starting the platform studio using the command **"xps"**.

Step 1: Add the core to the system:

When you open the EDK after creating the new core, select the tap "IP Catalog" in the left side of the Platform Studio main window as shown in **Figure 27**.



Figure 27: IP Catalog in the Platform Studio Main Window

The "**IP Catalog**" is used to explore the library of components available for you to add to your design, either created by Xilinx (under EDK Install), or by the user (under Project Local Pcores). You will notice that the core we created appears under the following catalog path: "**Project Local Pcores-**> **MYCORE**". Double-clicking the core will direct the tool to add an instant of this component to your design.

First it will ask you if you want to add "mycore" to your design. Press "Yes". Then it will display a window as shown in Figure 28.



Figure 28: Instant name

When you are done editing the instant name press "OK" to add the component to your design as shown in **Figure 29**. This new component is now ready to be connected to the MicroBlaze common PLB bus (shown in gold). Click the "+" sign beside the name of the core ("**mycore_0**") you will notice one connection named "**SPLB**" which stands for "**slave PLB**". This simply indicates that this component can be connected to the PLB bus as a slave component. Click the "**No Connection**" list and choose "**mb_plb**" from the list. This will add a gold circle marking the connection of the new component with the PLB bus as a slave. (Master components are shown with rectangle connections – such as the Microblaze_0 connection). **By completing this step, the new component is now connected to the PLB bus.**



Figure 29: New component added to the system

Step 2: Modify the address space of the new core:

As explained earlier, each component connected to the PLB bus is given an address. This address is specified by the designer so that the software (user code) can access the peripheral to perform a certain computation. We need to give our newly added component an address space to be used to access its registers. To do so, click the address tab in the right side of the platform studio window.

Not that our component "mycore_0" will be shown under "unmapped components". Select the component and then change the size of the address space to 64k. This will move the component to MicroBlaze_0 addresses list. There you will find all components connected to the Microblaze. You will also be able to list, and modify the address space of each component. In this stage we only need to give our new component a starting address. This can be any address as long as it is not used by any other component. For example, as shown in Figure 30, we use the address 0x81500000. Now we are done adding the new core and assigning it an address space. We are now ready to build the new hardware. Click "Generate BitStream".



Figure 30: Address space modification

Part 4: Modifying the Software

From the software point of view, the new core contains 4 registers as described in Table 1. The wizard created a driver that will allow us to access the four registers. The driver contains several functions that will allow us to access each of those registers.

Register	Function	Address	Access	Width
Register 0	First Operand	Base Address + 0x00	Read/Write	32-bits
Register 1	Second Operand	Base Address + 0x04	Read/Write	32-bits
Register 2	Subtraction Result	Base Address + 0x08	Read Only	32-bits
Register 3	Addition Result	Base Address + 0x0C	Read Only	32-bits

Table 1: Registers of the Created IP Core

These functions are listed below:

MYCORE_mWriteReg(BaseAddress, RegOffset, Data): Writes data to a specific register. Data = MYCORE_mReadReg(BaseAddress, RegOffset): Reads data from a specific register.

The tool generates various constants based on the hardware configuration to enable software access to system constants such as peripheral addresses. For example the constant <u>XPAR_MYCORE_0_BASEADDR</u> is defined to hold the base address of our component (in this case 0x81500000).

Step 1: Adding the Driver to SDK

Start the SDK as described in Tutorial 2. Then select **"Xilinx Tools->Repositories"**, the window shown in **Figure 31**. This will allow us to add the project local directory as a source for drivers. In the **"Local Repositories"** click **"New"** and then select the project local directory.

•	\odot	Preferences <@gata-ubu>	\odot \odot \otimes
ty	oe filter text 🛛 🛔	Add, remove or change the order of SDK's software repositories.	
Þ	General	Local Repositories (available to the current workspace)	
Þ	C/C++		New
P	Help		Demeure
P	Remote Systems		Demove
Þ	Run/Debug		Up
Þ	Team		Down
	Terminal	Global Repositories (available across workspaces)	
~	Xilinx SDK		New
	Flash Programming		
	Hardware Specificati		Remove
	Repositories		<u>Шр</u>
	Target Manager		Down
		SDK Installation Repositories	
		/afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/13.3/ISE_DS/EDK/sw/lib/	
		/afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/13.3/ISE_DS/EDK/sw/XilinxProcessorIPLib/	
		/afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/13.3/ISE_DS/EDK/sw/ThirdParty/	
		Rescan Benositories	
		Note: Local repository settings take precedence over global repository settings.	
		Restore Defaults Apply	
4	•		
C	2)	Cancel	or
		Carcer	

Figure 31: Add Repositories

Step 2: Create a software project:

Create a software project as described in Tutorial 2. In this project we will write software to access the core and test its functionality. Modify the source code of your "helloworld.c" (or the name you choose for your project) as shown in the code segment below. The values MYCORE_SLV_REGX_OFFSET are defined by the driver for each register. Note that the function "xil_printf" is a light version of the famous "printf" function. This function requires smaller memory size and runs faster than the regular function. We use this function to print out data. The output is directed to the standard output. This standard output can be the RS232 serial port if it exists. The settings of the standard output, operating system, and drivers can be changed by clicking "Modify this BSP's Setting" in the "System.mss" file found in the BSP project (for example "Hello_world_bsp").

```
#include <stdio.h>
#include "platform.h"
#include "xparameters.h"
#include "mycore.h"
void print(char *str);
int main()
{
   int a = 0, b = 0;
   init_platform();
   print("Hello World\u00e4n\u00e4r");
   MYCORE_mWriteReg(XPAR_MYCORE_0_BASEADDR, MYCORE_SLV_REG0_OFFSET, 0x8);
   // Write the value 8 into register 0
   MYCORE_mWriteReg(XPAR_MYCORE_0_BASEADDR, MYCORE_SLV_REG1_OFFSET, 0x5);
   // Write the value 5 into register 1
   a = MYCORE_mReadReg(XPAR_MYCORE_0_BASEADDR, MYCORE_SLV_REG2_OFFSET);
   // Read the value of Register 2 into variable a
   // Should be 3 (0x03)
   b = MYCORE_mReadReg(XPAR_MYCORE_0_BASEADDR, MYCORE_SLV_REG3_OFFSET);
   // Read the value of Register 3 into variable b
   // Should be 13 (0x0D)
   xil printf("Output = \%d, \%d", a, b);
   // Print out the result using the serial port
   // Xil_printf is a light version of printf
   cleanup_platform();
   return 0;
```

Compile the code, and then select **"Xilinx Tools-> Program FPGA"** to download the design on the FPGA and execute it.

Final Statement

After completing this tutorial you will be able to build an embedded system, add your own design to that system, and execute the complete system on the FPGA. To gain more knowledge about the EDK and SDK tools along with adding an IP to a Microblaze you need to build your own design from scratch.