# **ALL PROGRAMMABLE**

## Building Zynq Accelerators with Vivado High Level Synthesis

**Stephen Neuendorffer and Fernando Martinez-Vallina** 

FPGA 2013 Tutorial - Feb 11, 2013

© Copyright 2013 Xilinx

## Schedule

- > Motivation for Zynq and HLS (5 min)
- > Zynq Overview (45 min)
- > HLS training (the condensed version) (1.5 hours)
- > Zynq Systems with HLS (45 min)



## **Motivation**

#### >ASICs \*are\* being displaced by programmable platforms

- Packaging, verification costs dominate
- FPGA/ASSP process advantage over commodity ASIC process
- Full-/semi-custom design vs. standard cell ASIC

## Lots of competing programmable platforms

- CPU+GPGPU
- CPU+DSP+hard accelerators (e.g. OMAP, Davinci, etc.)
- Multicore
- -FPGAs

#### > From FPGAs to "All Programmable Devices"

- 'Small' devices are very capable with increasing integration
- 'Big' devices are getting REALLY big.

## **Xilinx Technology Evolution**



Programmable Logic Devices Enables Programmable "Logic" All Programmable Devices Enables Programmable "Systems Integration"

XILINX > ALL PROGRAMMABLE.

## **Zynq-7000 Family Highlights**

#### > Complete ARM®-based Processing System

- Dual ARM Cortex<sup>™</sup>-A9 MPCore<sup>™</sup>, processor centric
- Integrated memory controllers & peripherals
- Fully autonomous to the Programmable Logic

#### > Tightly Integrated Programmable Logic

- Used to extend Processing System
- High performance ARM AXI interfaces
- Scalable density and performance

#### > Flexible Array of I/O

- Wide range of external multi-standard I/O
- High performance integrated serial transceivers
- Analog-to-Digital Converter inputs



XII INX > ALL PROGRAMMABLE.

## Zynq-7000 AP SoC Applications Mapping

	MARKET	KEY APPLICATIONS	SAME PROCESSING SYSTEM Different Programmable Logic Densities			
CLUSTER			<ul> <li>Optimal for application</li> </ul>			
			Z-7010	Z-7020	Z-7030	Z-7045
Intelligent Video	Auto	Driver Assistance, Driver Info, Infotainment	٠	•		
	Consumer	<b>Business-class Multi-function Printers</b>	•	٠	•	
	ISM	IP & Smart Cameras	•	٠	•	
		Medical Diagnostics, Monitoring and Therapy	•	•		
		Medical Imaging	•		•	٠
	Broadcast	Prosumer / Studio Cameras, Transcoders		•	•	
	A&D	Video / Night Vision Equipment	•	•		
Comms	A&D	Milcomms, Cockpit & Instrumentation			•	•
	Wireless	LTE Radio, Baseband, Enterprise Femto		•	•	•
	Wired	Routers, Switches, Mulitplexers, Edge Cards			•	
Control	ISM	Motor Control and Programmable Logic Controller (PLC)	•	•	•	
	A&D	Missiles, Smart Munitions			•	•
Bridging	Broadcast	EdgeQAMs, Routers, Switchers, Encoders / Decoders			•	•
	ISM	Industrial Networking	•	٠	•	



## **Zynq-7000 Embedded Processing Platform**

#### > Processor core complex

- Two ARM<sup>®</sup> Cortex<sup>™</sup>-A9 with NEON<sup>™</sup> extensions
- Floating Point support
- Up to 1 GHz operation
- L2 Cache 512KB Unified
- On-Chip Memory of 256KB
- Integrated Memory Controllers
- Run full Linux

#### State-of-the-art programmable logic

- 28K-235K logic cells
- High bandwidth AMBA interconnect
- ACP port cache coherency for additional soft processors



#### How to Leverage the Compute Power of the Fabric?

XILINX > ALL PROGRAMMABLE.

## **Systems in FPGA: 3 independent pieces**

## > Interface IP blocks (HDMI, Memory Controller)

- Everything within 1 or 2 cycles of IO, "glue logic"
- Timing accurate
- Structural RTL + constraints, Spice, IBIS models

## Core IP (microblaze, NOC)

- Cycle accurate
- Structural or synthesizable RTL

## > Application-specific IP

- Differentiation/added value
- High level throughput/latency constraints
- Synthesizable RTL or Algorithmic spec





#### Summary of overall latency (clock cycles)

- Best-case latency: 1
- Average-case latency: 1202026
- Worst-case latency: 4501354

#### Summary of loop latency (clock cycles)

#### 🗄 Loop 1

- **#** Trip count: 0 ~ 2047
- Eatency: 0 ~ 4501353

#### XILINX > ALL PROGRAMMABLE.

## **High Level Synthesis**

## Generating Application-Specific IP from Algorithmic C specification

- Focus on Macro-architecture exploration... leave microarchitecture to tool

## > A few key problems

- Extracting lots of paralleliism
  - Statically scheduled Instruction-level parallelism (in loops)
  - Dynamically controlled task-level parallelism (between loops)
- Analyzing pointer aliases
  - Most arrays map into BRAM, rather than global address space
- Understanding performance
  - Good timing models for FPGA synthesis
  - Interval/Latency analysis

## **All Programmable SOC Approach**



#### 

## **Vivado High-Level Synthesis**

![](_page_10_Figure_1.jpeg)

#### Accelerates Algorithmic C to Co-Processing Accelerator Integration

© Copyright 2013 Xilinx

XILINX > ALL PROGRAMMABLE...

# **ALL PROGRAMMABLE**

## **Zynq Overview**

## **Complete ARM-based Processing System**

![](_page_12_Figure_1.jpeg)

#### Processing System Ready to Program

#### 

## **Powerful Application Processor at Heart**

The Application Processor Unit (APU)

#### Dual ARM Cortex-A9 MPCore with NEON extensions

- Up to 1 GHz operation (7030 & 7045)
- Multi-issue (up to 4), Out-of-order, Speculative
- Separate 32KB Instruction and Data Caches with Parity

### Snoop Control Unit

- L1 Cache Snoop Control
  - Snoop filtering monitors cache traffic
  - Accelerator Coherency Port

#### > Level 2 Cache and Controller

- Shared 512 KB Cache with parity
- Lockable

NEON™/ FPU Engi	ine	NEON™/ FPU Engine		
Cortex™-A9 MPCore 32/32 KB I/D Cache	e™ es	Cortex™-A9 MPCore™ 32/32 KB I/D Caches		
512KB L2 Cache		o Control Jnit	256 KB OCM	
Interrupt Controller, Timers, DMA, Debug, etc.				

- > On-Chip Memory (OCM)
  - Dual-ported 256KB
  - Low-latency CPU access
  - Accessible by DMAs, Programmable Logic, etc.

## **Processing System External Memories** *Built-in Controllers and dedicated DDR Pins*

#### DDR controller

- DDR3 @ up to DDR1333
- DDR2 @ up to DDR800
- LPDDR2 @ up to DDR800
- 16 bit or 32 bit wide; ECC on 16 bit
- 73 dedicated DDR pins

#### > Non-volatile memory (processor boot and FPGA configuration)

- NAND flash Controller (8 or 16 bit w/ ECC)
- NOR flash/SRAM Controller (8 bit)
- Quad SPI (QSPI) Controller

![](_page_14_Picture_12.jpeg)

## Zynq OS Boot process

#### Multi-stage boot process

- Stage 0: Runs from ROM
  - loads FSBL from boot device to OCM
- Stage 1 (FSBL): Runs from OCM
  - loads Uboot from boot device to DDRx memory
  - Initiates PS boot and PL configuration
- Stage 2 (e.g. Uboot): runs from DDR
  - loads Linux kernel, initial ramdisk, and device tree from any location
  - May access FPGA
- OS boot (e.g. Linux): runs from DDR

#### > Supports 'secure boot' chain of trust

## **Typical Linux Boot from SD card**

## > Typical boot image (contents of BOOT.BIN)

```
the_ROM_image:
{
    [bootloader]zynq_fsbl.elf
    system.bit
    u-boot.elf
}
```

#### > Typical SD card contents

zynq> ls
devicetree.dtb
BOOT.bin
ramdisk8M.image.gz
uImage

![](_page_16_Picture_6.jpeg)

## **Comprehensive set of Built-in Peripherals** Enabling a wide set of IO functions

- Two USB 2.0 OTG/Device/Host
- > Two Tri- Mode GigE (10/100/1000)
- Two SD/SDIO interfaces
- Two CAN 2.0B, SPI, I2C, UART
- Four GPIO 32bit Blocks
- Multiplexed Input/Output (MIO)
  - Multiplexed output of peripheral and static memories
  - Two I/O Banks: each selectable 1.8V, 2.5V or 3.3V
- Extended MIO

Page 18

- Enables use of Select IO with PS peripherals
- FPGA must be configured before using EMIO connections
- EMIO connections use FPGA routing

![](_page_17_Figure_13.jpeg)

## Multiplexed I/O (MIO) Pinout

IP	MIO	Extendable MIO in Programmable Logic
QSPI NOR/SRAM NAND	Yes	Νο
USB: 0,1	Yes, Phy off chip	No
SDIO: 0,1	Yes-50MHz	Yes – 25MHz
SPI: 0,1 I2C: 0,1 CAN: 0,1 GPIO	Yes	Yes
GigE: 0,1	RGMII v2.0 (HSTL) Phy off chip	Supports GMII, RGMII v2.0 (HSTL), RGMII v1.3 (LVCMOS), RMII, MII, SGMII with wrapper in Programmable Logic
UART: 0,1	Simple UART: Only 2 pins (Tx & Rx)	<ul> <li>Full UART (Tx, Rx, DTR, DCD, DSR, RI, RTS &amp; CTS) either require:</li> <li>2 Processing System pins (Rx &amp; Tx) through MIO + 6 additional Programmable Logic pins</li> <li>8 Programmable Logic pins</li> </ul>

#### XILINX ➤ ALL PROGRAMMABLE...

## **Clock Generator Block Diagram**

![](_page_19_Figure_1.jpeg)

#### 

## **Clocking the PL**

![](_page_20_Figure_1.jpeg)

#### > Other features:

- associated reset (FCLKRSTn)
- software clock counter
- clock pause trigger (FCLKCLKTRIGxN)

© Copyright 2013 Xilinx

XII INX > ALL PROGRAMMABLE.

## Interrupts

## > 16 peripheral interrupts from PL to PS

- Used for accelerators and peripherals in PL
- > 4 processor-specific interrupts from PL to PS
- > 28 interrupts from PS peripherals to PL
  - PS peripherals can be serviced from Microblaze in fabric

![](_page_21_Picture_8.jpeg)

## **AXI is Part of AMBA: Advanced Microcontroller Bus Architecture**

![](_page_22_Figure_1.jpeg)

Interface	Features	SimilarTo
MemoryMap/Full	Traditional address/data burst (single address,multiple data)	PLBv46,PCI
Streaming	Dataonly,burst	LocalLink/DSP interfaces/FIFO/FSL
Lite	Traditional address/data—no burst (single address,multiple data)	PLBv46single OPB

#### XILINX ➤ ALL PROGRAMMABLE..

## **AXI Interface: Streaming**

## > AXI Streams are fully handshaked

- Data is transferred when source asserts VALID and destination asserts READY
- Information' includes DATA and other side channel signals
  - STRB
  - KEEP
  - -LAST
  - ID
  - DEST
  - -USER
- Most of these are optional

![](_page_23_Figure_11.jpeg)

## **AXI Interface: AXI4**

- Memory mapped interfaces consist of 5 streams
  - Read Address
  - Read Data
  - Write Address
  - Write Data
  - Write Acknowledge
- Burst length limited to 256
- Data width limited to 256 bits for Xilinx IP
- > AXI Lite is a subset
  - no bursts
  - 32 bit data width only

![](_page_24_Figure_12.jpeg)

AXI4 READ

![](_page_24_Figure_14.jpeg)

AXI4 Write

© Copyright 2013 Xilinx

XILINX > ALL PROGRAMMABLE.

## **AXI Interconnect IP in PS**

- > Uses AXI4 Memory Mapped Interfaces
  - Automatic width conversion
  - Automatic AXI3/AXI4 Lite protocol conversion
  - Automatic clock-domain crossing

- Configurable sparse crossbar or shared bus
- > Optional buffering fifos
- Optional timing isolation registers

XILINX > ALL PROGRAMMABLE.

![](_page_25_Figure_8.jpeg)

## **AXI Interconnect IP Details**

- Centralized arbitration with parallel data
- Arbitration optimized for 3+ data beats per burst
- Buffering allows address pipelining
  - However, Masters and Slaves have practical limits on pipelining
  - Described using Master ISSUING and Slave ACCEPTANCE parameters
  - Arbitration uses these parameters to limit head-of-line blocking

![](_page_26_Picture_9.jpeg)

## **AXI based accelerators**

#### > HLS accelerators will combine lots of AXI interfaces

![](_page_27_Figure_2.jpeg)

## **Zynq AXI Interfaces**

## > HP

- -4 x 64 bit Slave interfaces
  - Optimized for high bandwidth access from PL to external memory

### > GP

- -2 x 32 bit Slave interfaces
  - Optimized for access from PL to PS peripherals
- -2 x 32 bit Master interfaces
  - Optimized for access from processors to PL registers

## > ACP

- -1 x 64 bit Slave interface
  - Optimized for access from PL to processor caches

![](_page_28_Figure_12.jpeg)

#### XILINX ➤ ALL PROGRAMMABLE.

## **GP Port Summary**

- > GP ports are designed for maximum flexibility
- > Allow register access from PS to PL or PL to PS
- Good for Synchronization
- > Prefer ACP or HP port for data transport

![](_page_29_Picture_7.jpeg)

## **HP Port Summary**

- > HP ports are designed for maximum bandwidth access to external memory and OCM
- > When combined can saturate external memory and OCM bandwidth
  - HP Ports : 4 \* 64 bits \* 150 MHz \* 2 = 9.6 GByte/sec
  - external DDR: 1 \* 32 bits \* 1066 MHz \* 2 = 4.3 GByte/sec
  - -OCM : 64 bits \* 222 MHz \* 2 = 3.5 GByte/sec
- > Optimized for large burst lengths and many outstanding transactions
- Large data buffers to amortize access latency
- > Efficient upsizing/downsizing for 32 bit accesses

## **ACP Port Summary**

#### > ACP allows limited support for Hardware Coherency

- Allows a PL accelerator to access cache of the Cortex-A9 processors
- PL has access to through the same path as CPUs
  - including caches, OCM, DDR, and peripherals
- Access is low latency (assuming data is in processor cache)
  - no switches in path

#### > ACP does not allow full coherency

- PL is not notified of changes in processor caches (different from ACE)
- Use "event bus" or register write of PL register for synchronization

#### > ACP is compromise between bandwidth and latency

- Optimized for cache line length transfers
- Low latency for L1/L2 hits
- Minimal buffering to hide external memory latency
- One shared 64 bit interface, limit of 8 masters

## **ACP Details**

#### Must access complete cache lines (32 bytes)

- -LENGTH = 3 (i.e. 4 data beats)
- SIZE = 3 (i.e. transfer 8 bytes per data beat)
- STRB = 0xFF (i.e. all data will be read/written)
- Proper address alignment
  - Incremental burst with 32 byte alignment
  - Wrapped burst with 8 byte alignment

## USER[0] = 1 and CACHE[0] = 1 to hit in cache

http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0407f/BABCDDIA.html

![](_page_32_Picture_11.jpeg)

## **Accelerator Architecture (With Bus Slave)**

Pro: Simple System Architecture Con: Limited communication bandwidth

![](_page_33_Figure_2.jpeg)

## **Bus Slave Accelerator Communication**

#### > Write to Accelerator

 processor writes to uncached memory location

- Read from Accelerator
  - processor reads from uncached memory location

![](_page_34_Picture_7.jpeg)

## **Architecture (With DMA)**

Pro: High Bandwidth Communication Con: Complicated System Architecture, High Latency

![](_page_35_Figure_2.jpeg)
# **AXI DMA-based Accelerator Communication**

#### Write to Accelerator

- processor allocates buffer
- processor allocates scattergather list
- processor initializes scattergather list with physically continuous segments
- processor writes data into buffer
- processor flushes cache for buffer
- processor pushes scattergather list to DMA register

#### Read from Accelerator

- processor allocates buffer
- processor allocates scattergather list
- processor initializes scattergather list with physically continuous segments
- processor pushes scattergather list to DMA register
- processor waits for DMA complete
- processor invalidates cache for buffer
- processor reads data from buffer

# **Architecture (With Coherent DMA)**

Pro: Low latency, high-bandwidth communication Con: Complicated system architecture, Limited to data that fits in caches



# **Coherent AXI DMA-based Accelerator Communication**

#### Write to Accelerator

- processor allocates buffer
- processor allocates scattergather list
- processor initializes scattergather list with physically continuous segments
- processor writes data into buffer
- processor flushes cache for buffer
- processor pushes scattergather list to DMA register

#### Read from Accelerator

- processor allocates buffer
- processor allocates scattergather list
- processor initializes scattergather list with physically continuous segments
- processor pushes scattergather list to DMA register
- processor waits for DMA complete
- processor invalidates cache for buffer
- processor reads data from buffer

# **ALL PROGRAMMABLE**

# **How Does HLS Work?**

# **How Does HLS Work?**

- > Overview of HLS
- > HLS Coding and Design Capture
- Default Behaviors
- Performance Optimization
- > Area Optimization
- Interface Definition



# **ALL PROGRAMMABLE**

## **Overview of HLS**

# HLS Premise: 1 C Code – Multiple HW Implementations



© Copyright 2013 Xilinx

#### XILINX > ALL PROGRAMMABLE.

# **Attributes of a Program for Synthesis**

### Functions

- Functions define hierarchy and control regions

### > Function Parameters:

– Define the RTL I/O Ports

## > Types:

- Data types define bitwidth requirements
- HLS optimizes bitwidth except for function parameters

#### Loops:

Define iterative execution regions that can share HW resources

#### > Arrays:

- Main way of defining memory and data storage

## > Operators:

- Implementations optimized for performance
- Automatically shared where possible to here area



XILINX > ALL PROGRAMMABLE.

# **Control Defined by a Program**



#### XILINX > ALL PROGRAMMABLE...

# **Combining Control and Operations**



#### XILINX > ALL PROGRAMMABLE...

# **Optimizing and Sizing Program Operations**



#### Types

#### Standard C Types

long long (64-bit)	short (16-bit)	unsigned types
int (32-bit)	char (8-bit)	
float (32-bit)	double (64-bit)	

For floats and doubles, there must be an FP core in the library binding can map to; else cannot be synthesized

#### Arbitrary Precision Types

(u)int types (1-1024)	
ap_(u)int types (1-1024) ap_fixed types	
sc_(u)int types (1-1024) sc_fixed types	

Can be used to define any variable to be a specific bit width (e.g. 17-bit, 47-bit, etc.)

The C types define the size of the hardware used: handled automatically

# **Program Functions and RTL Modules**

- > Functions are by default converted into RTL modules
- > Functions define hierarchy in RTL
- Functions at the same hierarchical level can be shared like any operator to reduce resource consumption
  - Performance requirements control the level possible sharing



#### Source Code



#### **RTL Hierarchy**

#### XILINX > ALL PROGRAMMABLE..

# **Completing a Design – I/O Port Creation**

#### > Function parameters define data I/O ports and default protocols

- Pointers  $\rightarrow$  AXI4-Master interface
- Scalars  $\rightarrow$  AXI4-Lite interface or raw wires
- Arrays  $\rightarrow$  AXI4-Lite or AXI4 stream interface
- > Protocol in generated HW are controlled through user directives



# **ALL PROGRAMMABLE**

# HLS Coding and Design Capture

# Vivado HLS Development Environment

#### > A complete C validation and verification environment

- Vivado HLS supports complete bit-accurate validation of the C model
- Vivado HLS provides a productive C-RTL co-simulation verification solution

### Vivado HLS supports C, C++, and SystemC

- Functions can be written in any version of C
- Wide support for coding constructs in all three variants of C

### Modeling with bit accuracy

- Supports arbitrary precision types for all input languages
- Allows the exact bit widths to be modeled and synthesized

#### Floating-point support

- Support for the use of float and double in the code

#### > Pointers and streaming-based applications

# **Vivado HLS Tiered Verification Flow**

## Two steps to verifying the design

- Pre-synthesis: C validation
- Post-synthesis: RTL verification

## > C validation

- Fast and free verification on any Operating System
- Prove algorithm correctness before
   RTL generation

## > RTL Verification

 RTL Co-Simulation against the original program testbench



# **Coding Restrictions**

## Data Types

- Forward declared data types
- Recursive type definitions

## > Pointers

- General casting between user defined data types
- Pointers to dynamically allocated memory regions

## System Calls

- Dynamic memory allocation must be replaced with static allocation
- Standard I/O and file I/O automatically ignored by the compiler
- System calls
  - i.e. time(), sleep()

## Recursive functions that are not compile time bounded

## > STL lib calls

- Not supported due to dynamic memory allocation
- Have compile time unbounded recursion

© Copyright 2013 Xilinx

XII INX > ALL PROGRAMMABLE.

# **Arbitrary Precision Types**

C and C++ standard types are supported but limit the hardware

-8-bit, 16-bit, 32-bit boundaries

> Real hardware implementations use a wide range of bitdwidths

- Tailored to reduce hardware resources
- Minimum precision to keep algorithm correctness

## > HLS provides bit-accurate types in C and C++

 SystemC and HLS types supported to simulate hardware datapaths in C/C++

finclude ap_	cint.h	my_co	40.0
void foo_top	() {		
int1		var1;	// 1-bit
uint1		var1u;	// 1-bit
unsigned			
int2		var2;	// <b>2</b> -bit
int1024	var1024;	// 1024-bit	
uint1024	var1024;	// 1024-bit unsigned	



#### XILINX ➤ ALL PROGRAMMABLE.

# **Algorithm Modeling with Arbitrary Types**

#### Code using native C types



#### Code using HLS types

- Software model matches hardware implementation
- C++ types can be compiled with both gcc and Visual Studio



# **ALL PROGRAMMABLE**

## **Default Behavior**

© Copyright 2013 Xilinx

# **Datapath Synthesis**

#### > HLS begins by extracting a functional model of a C expression

```
int a,b,c,x;
int y = a*x + b + c
```



# **Datapath Synthesis - Pipelining**

- > HLS accounts for target frequency and device characteristics to determine minimum required pipelining
- > Circuit will close timing but is not yet the optimal implementation

int a,b,c,x;int y = a\*x + b + c



# **Datapath Synthesis - Optimization**

- > Automatic expression balancing for latency reduction
- > Automatic restructuring to optimize use of FPGA fabric resources

```
int a,b,c,x;
int y = a*x + b + c
```



# **Datapath Synthesis – Predictable Implementation**

Restructuring from previous stage leads to optimized implementations using DSP48

```
int a,b,c,x;
int y = a*x + b + c
```



# **Datapath and Loops**

> After a datapath is generated, loop control logic is added

```
int a,b,c,x,y;
for(int i = 0; i < 20; i++) {
    x = get(); y = a*x + b + c; send(y);
}
```



# **Defining Loop I/O with Arrays**

C arrays can be implemented as BRAMs or LUT-RAMs

Default implementation depends on the depth and bitsize of the original C array

```
int a,b,c,x,y;
for(int i = 0; i < 20; i++) {
  x = in[i]; y = a*x + b + c; out[i] = y;
```





# **Completing the Design – Interface Synthesis**

Function parameters become system level interfaces after HLS synthesis



# **ALL PROGRAMMABLE**

# **Performance Optimization**

**Arrays and Pointers** 

# **Arrays and Memory Bottlenecks**

- Arrays are the basic construct to express memory to HLS
- > Default number of memory ports defined by
  - Number of usages in the algorithm
  - Target throughput
- > HLS default memory model assumes 2-port BRAMs
- > Arrays can be reshaped and partitioned to remove bottlenecks
  - Changes to array layout do not require changes to the original code



# **Array Optimization - Dimensions**



#### > Examples: C array and RTL implementation



my\_array[10][6][4]  $\rightarrow$  partition dimension 0  $\rightarrow$  10x6x4 = 240 individual registers

# **Array Optimization - Partitioning**

#### > Partitioning splits arrays into independent memory banks in RTL

- > Arrays can be partitioned on any dimension
  - Multi-dimension arrays can be partitioned multiple times
  - Dimension 0 applies a partitioning command to all dimensions



#### XILINX ➤ ALL PROGRAMMABLE.

# **Array Optimization - Reshaping**

#### Reshaping combines

- Array entries into wider bitwidth containers
- Different arrays into a single physical memory
- New RTL level memories are automatically generated without changes to the C algorithm



#### XILINX > ALL PROGRAMMABLE.

# **Array Optimization – Structs**

- > Structs can contain any mix of arrays and scalar values
- > Structs are automatically partitioned into individual elements
  - Each struct variable becomes a separate port or data bus
  - Independent control logic for each struct member



<sup>\*</sup> Assumes no array partitioning

© Copyright 2013 Xilinx



# **Array Optimization – Structs and Data Packing**

> Data packing creates a single wide bus for all struct members

#### Bus Structure

- First element in the struct becomes the LSB
- Last element in the struct becomes the MSB
- Arrays are partitioned completely



# **Array Optimization - Initialization**

### > Example array initialization



- Implies coeff is initialized at the start of each function call
- Every function call has an overhead in writing the contents of the coeff BRAM

#### > Using static keyword moves initialization to bitstream

- Values of coeff are part of the FPGA configuration bitstream
- No function initialization overhead



# **Pointer Optimization – Access Mode**

#### Standard mode

- Each access results in a bus transaction
- Read and write operations can be mapped into a single transaction



#### Burst mode

- Uses the C memcpy method
- Requires a local array inside the HLS block
  - · Stores data for the burst write transaction
  - Stores data from the burs read transaction


## **Pointer Optimization – Multiple Access**





# **ALL PROGRAMMABLE**

### **Performance Optimization**



© Copyright 2013 Xilinx

Page 74

## **Loops - Classification**

> Only perfect and semi-perfect loops are automatically optimized

#### > Perfect loops

- Computation expressed only in the inner most loop
- No initializations between loop statements
- Loop bounds are constant

#### Semi-perfect loops

- Computation expressed only in the inner most loop
- No initializations between loop statements
- Loop bounds can be variable

#### Other types of loops

 User needs to convert the loop into perfect or semi-perfect loop

```
Loop_outer: for (i=3;i>=0;i--) {
   Loop_inner: for (j=3;j>=0;j--) {
      [loop body]
   }
}
```

```
Loop_outer: for (i=3;i>N;i--) {
   Loop_inner: for (j=3;j>=0;j--) {
      [Loop body]
   }
}
```

Loop\_outer: for (i=3;i>N;i--) { [loop body] 🚫 Loop\_inner: for (j=3;j>=M;j--) { [loop body]

XII INX > ALL PROGRAMMABLE.

## **Loop Default Behavior**

- > Each loop iteration runs in the same HW state
- > Each loop iteration runs on the same HW resources



#### **Loops and Latency**

> Loops enforce a minimum execution latency

> Incrementing the loop counter always consumes 1 clock cycle



Regardless of loop body, example will always take at least 4 clock cycles



## **Loops – Unrolling to Reduce Latency**



Unrolled loops are likely to result in more hardware resources and higher area

## Loops – Partial Unrolling

- HLS can unroll any loop by a factor
- Example shows unrolling by a factor of 2
  - If N is not known, HLS inserts an exit check to maintain algorithm correctness
  - If N is known and fully divisible by the unrolling factor
    - Exit check is removed

```
Add: for(int i = 0; i < N; i++) {
a[i] = b[i] + c[i];
```



XII INX > ALL PROGRAMMABLE.

## **Loops - Flattening**

#### Perfect and semi-perfect loops are automatically flattened

- Flattening eliminates state transitions between loop hierarchy levels
- A loop state transition (counter increment) takes 1 clock cycle
- > Automatic flattening can be turned off



## **Loops - Merging**

- Loop merging reduces control regions in the generated RTL
- > Does not require code changes as long as
  - All loops have either constant or variable bounds but not both
  - Loop body code always generates the same result regardless of how many times it is run
    - i.e A = B is always the same A = A + 1 depends on the loop iteration count



## **Loops – Merging Example**

#### Loop merging eliminates redundant computation

- Reduces latency
- Reduces resources



> Code implemented in RTL by HLS after merging

for (i = 0; i < N; ++i) C[i] = (B[i] + 1) / 2;

#### Removes A[i], any address logic, and any potential memory accesses

## **Loops - Pipelining**



- Loop iterations run sequentially
- Throughput = 3 clock cycles
- Latency
  - 3 cycles per iteration
  - 6 cycles for entire loop

- Loop iterations run in parallel
- Throughput = 1 clock cycle
- Latency
  - 3 cycles per iteration
  - 4 cycles for entire loop

## Loops - Initiation Interval (II)

> The number of clock cycles between start of new loop body.



> II=1: one loop body per clock cycle

- a 'fully pipelined' datapath for the loop body
- > II=2: one loop body every 2 clock cycles

- Allows for resource sharing of operators.



## Loops – Hierarchy and II

#### > II is expressed by the PIPELINE directive

- Default value for PIPELINE = 1

#### > Can be applied to any level of a loop hierarchy

- Forces unrolling of any loop below the location of PIPELINE directive
- Increases parallelism and resources in a generated implementation
- Should be applied at a level that matches the input data rate of the design

L1:for(i=1;i <n;i++) {<br=""><b>#pragma AP PIPELINE</b> L2:for(j=0;j<m;j++) {<br="">out[i][j] = in1[i][j] + in2[i][j]; } }</m;j++)></n;i++)>	Unrolls L2
void foo(in1[][], in2[][],) {	<pre>void foo(in1[][], in2[][],) { L1:for(i=1;i<n;i++) #pragma="" +="" ap="" in2[i][j];="" l2:for(j="0;j&lt;M;j++)" out[i][j]="in1[i][j]" pipeline="" pre="" {="" }="" }<=""></n;i++)></pre>

} }	out[i][j] = in1[i][j] + in2[i][j]; }
L	1:for(i=1;i <n;i++) {<br="">L2:for(j=0;j<m;j++) th="" {<=""></m;j++)></n;i++)>
#	pragma AP PIPELINE

#### **Loops – II and Feedback**

- Loop feedback is expressed as a dependence between iteration j to iteration j+1
- > Type of dependence can limit pipelining
- If a dependence limits pipelining, HLS automatically relaxes the constraint



- User requested II = 1
- > HLS generates II = 2 design due to dependence

XII INX > ALL PROGRAMMABLE.

## **Loops – II and Resource Contention**

- > HLS can instantiate all required resources to satisfy an II target within the boundaries of a generated module
- External ports can cause resource contention and are not automatically replicated
  - This type of contention can only be resolved by the user



#### > Memory m is a top level port

- HLS assumes only 1 port is available to function foo
- Multiple read operations push II from 1 to 2

## **Loops – Pipeline Behavior**

#### > HLS pipelines by default stall if the next input is not available

- For a loop, the next iteration doesn't start if the input data is not ready
- Stall affects all iterations currently being processed

#### > Default stall can be avoided with the flush option

 Flushing the pipeline allows iterations to finish execution regardless of the state of the next iteration



### **Loops - Dataflow**

- Dataflow is the parallel execution of multiple loops within a function
- > Loops to run in parallel communicate through arrays



Arrays are changed to FIFOs to allow concurrent execution of Loop\_1 and Loop\_2



# **ALL PROGRAMMABLE**

### **Performance Optimization**

#### **Functions**

#### **Functions**

#### > For designs with multiple functions



> Functions can also be dataflowed like in the case of loops



# **ALL PROGRAMMABLE**

## **Area Optimization**

## **Functions and RTL Hierarchy**





Functions can be inlined – the hierarchy was removed and the function dissolved into the surrounding function

XILINX > ALL PROGRAMMABLE.

## **Function Inlining**



## **Function Inlining and Allocation**



#### XILINX > ALL PROGRAMMABLE...

## **Array Mapping - Horizontal**

- Combine multiple C arrays into 1 deeper memory
- Default is to concatenate arrays one after the other
  - User can introduce an offset to account for a system address map if the combined memories are top level ports



## **Array Mapping - Vertical**

- > Combine multiple C arrays into 1 wider memory
- > Arrays use the same ordering as structs for packing
  - First array represents the LSB bits of the wider memory



# **ALL PROGRAMMABLE**

### **Interface Definition**

© Copyright 2013 Xilinx

## **Default Ports**

#### >Clock

- One clock per C/C++ design
- Multiple clocks possible for SystemC designs

#### > Reset

Applies to FSM and variables initialized in the C algorithm

#### Clock Enable

- Optional port
- One clock enable per design
- Attached to all modules within an HLS generated design

<pre>#include "adders.h" int adders(int in1, int in2, int *sum) {</pre>
int temp;
*sum = in1 + in2 + *sum; temp = in1 + in2;
return temp;
Synthesis
adders
ap_clk ap_rst ap_ce

## **Function Parameters**

#### > Function parameters

– Data ports for RTL I/O

#### Function return

- 1 per HLS design
- Valid at the end of the C function call

#### > Pointers

- Can be implemented as both input and output
- Transformed into separate ports for each direction



XILINX > ALL PROGRAMMABLE.

## **Function Parameters - Arrays**

#### > RAM ports

- Default port for an array
- Assumes only 1 port connected to the HLS block
- Automatic generation of address and data ports

#### > FIFO ports

- Example of streaming I/O
- Assumes array is accessed in sequential order





XILINX > ALL PROGRAMMABLE.

## **Block-Level Protocol**

By default all HLS generated designs have a master control interface

#### ap\_start

 Starts the RTL module, same as starting a function call in C

#### > ap\_idle

– RTL module is idle

#### > ap\_done

- RTL module completed a function call
- The data in the ap\_return port is valid

#### ap\_ready (not shown)

 Only generated for designs with top level function pipelining

Page to Allows a processor to launch a chain the bulk of the call



**∑ XILINX >** ALL PROGRAMMABLE..

## I/O Data Transfer Protocols

#### Port I/O protocol

- Selected by the user to integrate the HLS generated block into a larger design
- Control the sequencing of data on a per interface basis
- Allows mapping to AXI and HLS provided protocols
  - Interface synthesis in C and C++ designs
- User can define their own interface protocol
  - SystemC designs natively express all port interfaces



## **Connecting to Standard Buses**



# **ALL PROGRAMMABLE**

#### Let's try it out!

## **16x16 Matrix Multiply**

## **Basic AutoESL training in one slide**

#### > Pick good places to pipeline.

- #pragma HLS pipeline

#### > Partition memories if needed.

- #pragma HLS ARRAY\_PARTITION variable=? complete dim=?

#### > Watch for recurrences

– Might need to rewrite code or pick a different algorithm

#### > Use reduced-bitwidth operations.

-ap\_int<>, ap\_uint<>, ap\_fixed<>



## **Basic Matrix Multiply**

#### DSP48s: 3 Latency: 25121 clocks

XII INX > ALL PROGRAMMABLE.

}

## **Pipelined Matrix Multiply**

```
void mm pipelined(int in a[A ROWS][A COLS],
           int in b[A COLS][B COLS],
           int out c[A ROWS][B COLS])
{
  int sum mult;
  // matrix multiplication of a A*B matrix
  a row loop: for (int i = 0; i < A ROWS; i++) {
    b col loop: for (int j = 0; j < B COLS; j++) {
      sum mult = 0;
      a col loop: for (int k = 0; k < A COLS; k++) {
       #pragma HLS pipeline
        sum mult += in a[i][k] * in b[k][j];
      }
      out c[i][j] = sum mult;
    }
  }
}
```

DSP48s: 3 Latency: 6154 clocks Loop II: 1
## **Parallel Dot-Product Matrix Multiply**

#pragma HLS ARRAY\_PARTITION DIM=2 VARIABLE=in\_a complete
#pragma HLS ARRAY\_PARTITION DIM=1 VARIABLE=in\_b complete
int sum mult;

```
// matrix multiplication of a A*B matrix
a_row_loop: for (int i = 0; i < A_ROWS; i++) {
    b_col_loop: for (int j = 0; j < B_COLS; j++) {
        #pragma HLS pipeline
        sum_mult = 0;
        a_col_loop: for (int k = 0; k < A_COLS; k++) {
            sum_mult += in_a[i][k] * in_b[k][j];
        }
        out_c[i][j] = sum_mult;
    }
}</pre>
```

DSP48s: 48 Latency: 263 clocks Loop II: 1

XILINX > ALL PROGRAMMABLE...

# **Pipelined Floating Point Matrix Multiply**

```
void mm pipelined float (float in a [A ROWS] [A COLS],
                        float in b[A COLS][B COLS],
                        float out c[A ROWS][B COLS])
 float sum mult;
  // matrix multiplication of a A*B matrix
  a row loop: for (int i = 0; i < A ROWS; i++) {
    b col loop: for (int j = 0; j < B COLS; j++) {
      sum mult = 0.0;
      a col loop: for (int k = 0; k < A COLS; k++) {
        #pragma HLS pipeline
        sum mult += in a[i][k] * in b[k][j];
      }
      out c[i][j] = sum mult;
    }
  }
}
```

DSP48s: 1 Latency: 18453 clocks Loop II: 4

XILINX > ALL PROGRAMMABLE.

# **Pipelined Floating Point Matrix Multiply**

float sum\_mult[B\_COLS];

```
// matrix multiplication of a A*B matrix
a_row_loop: for (int i = 0; i < A_ROWS; i++) {
    a_col_loop: for (int k = 0; k < A_COLS; k++) {
        b_col_loop: for (int j = 0; j < B_COLS; j++) {
            #pragma HLS pipeline
            float last = (k==0) ? 0.0 : sum_mult[j];
            float result = last + in_a[i][k] * in_b[k][j];
            sum_mult[j] = result;
            if(k == (A_COLS-1)) out_c[i][j] = result;
            }
        }
}</pre>
```

```
DSP48s: 1
BRAM: 1
Latency: 4105 clocks
Loop II: 1
```

}

{

## **18-bit Parallel Dot-Product Matrix Multiply**



# **ALL PROGRAMMABLE**

# Zynq Accelerated Applications

# **X-Ray Tomography Scanning**



-

<u>Video</u>



# **Backprojection Algorithm structure**



# **Application characteristics**

## Total dataset will not easily fit in blockram or cache

- -256x367x32bit = 275 KByte
- Recursive case 1 is 2x input size
- Recursive case 2 is same as input size
- Downsampling reduces overall operations
  - Each downsampling stage reduces operations by factor 2.
- > Partitioning and Downsampling improves memory locality
  - Output data sets are smaller

## > Partitioning and Downsampling partitions data sets

- Output data sets can be processed in parallel

# **Backprojection Application**

## > Open Source Linux-based Application

- Compiles directly on ARM/Zynq
- Single-precision floating point

## > Lots of things that are not synthesizable

- Memory allocation
- File I/O
- Recursion



## **Code Structure**

```
bp(sino,size, tau,img)
  if(size < limit) {</pre>
   direct(sino, size, tau, img);
                                        // Base case
  } else foreach quadrant {
   newSino = allocSino(newSinoSize, newNumSino);
    if(condition) {
                    // With downsampling
     newSinoForNextIter(newSino, sino, newSinoSize);
    } else {
                                 // No downsampling
     newSinoForNextIter2(newSino, sino, newSinoSize);
    }
    subImage = getTile(img, guadrant);
    bp(newSino, newSize, tau, subImage); // Recursion
case
   freeSino(newSino);
}
```

XII INX > ALL PROGRAMMABLE.

## **Code Structure: HLS limitations**

- > Pointers must point to statically allocated structures
- > Pointers to pointers must be inlined

```
typedef struct{
    int size;
    myFloat **pixel; //[size][size]
} image;

typedef struct{
    int num; // number of angles
    int size; // length of each filtered sinograms
    myFloat T;
        myFloat **sino; //[size][size];
        myFloat *sine; //[size];
        myFloat *cosine; //[size];
} sinograms;
```

XII INX > ALL PROGRAMMABLE.

# **Acceleration Approach**

## > Two functions with HLS-generated accelerators

- -ap\_newSinoForNextIter
  - Decomposes a sinogram into smaller sinogram tiles, with angular downsampling
- -ap\_direct
  - Computes result for a tile of the output image from a sinogram tile.

#### Most code runs on ARM

- Memory allocation
- File I/O
- Sinogram Decomposition without angular downsampling

## > Pipelined Coherent DMA

- Use good tile processing order for data locality



# **Code Transformations**

## ap\_direct: 1 hour

- Introduce statically allocated buffers to resolve pointers.

## ap\_newSinoForNextIter: 4 hours

- Introduce statically allocated buffers to resolve pointers.
- Stripe-based processing of large data set (loop refactoring)



# **Architecture (With Coherent DMA)**



## **Board + video**

Left side of the screen: SW running,  $\sim 1.5$  fps



Right side of the screen: SW+ HW running, ~ 10 fps

XILINX > ALL PROGRAMMABLE.

# **Intelligent Vision Applications for FPGAs**



A&D UAV



Driver

Assistance

Machine

Vision

XILINX ➤ ALL PROGRAMMABLE.

© Copyright 2013 Xilinx

# Lane Detection – Algorithm Overview

#### Lane Detection

- Analyze a video frame to detect road lane markings



# **Application characteristics**

## Total dataset will not easily fit in blockram or cache

- 1920x1080x32 bit = ~8 MB
- Predictable access patterns and algorithms with high spatial locality
  - line buffers and frame buffers
- > Applications are heterogeneous
  - Pixel processing (good for FPGA)
  - Frame-level processing (good for processor)



# **Acceleration Approach**

## > Pixel processing accelerators with deep dataflow pipelines

- Video Function library corresponding to OpenCV functions
- Extract features from pixels

## Frame rate processing runs on ARM

- UI
- Feature matching
- Decision Making
- > Pipelined High performance DMA for video
- > Features through general purpose interfaces

XII INX > ALL PROGRAMMABLE.

# **OpenCV Code**

## > One image input, one image output

- Processed by chain of functions sequentially



## **Accelerated with Vivado HLS video library**

## > Top level function extracted for HW acceleration



## **Accelerated with Vivado HLS video library**

## >HW Synthesizable Block for FPGA acceleration

- Consists of video library function and interfaces
- Replace OpenCV function with similar function in hls namespace



# 2012.4 Beta: Video Library Function List

OpenCV I/O	cvMat2hlsMat	
	IpIImage2hIsMat	
	CvMat2hlsMat	
OpenCV I/O	hlsMat2cvMat	
	hlsMat2IpIImage	
	hlsMat2CvMat	
interfaces	hls::AXIvideo2Mat	
interfaces	hls::Mat2AXIvideo	
openCV basic function	hls::Filter2D	
openCV basic function	hls::Erode	
openCV basic function	hls::Dilate	
openCV basic function	hls::Min	
openCV basic function	hls::Max	
openCV basic function	hls::MinS	
openCV basic function	hls::MaxS	
openCV basic function	hls::Mul	
openCV basic function	hls::Zero	
openCV basic function	hls::Avg	

-	
openCV basic function	hls::AbsDiff
openCV basic function	hls::CmpS
openCV basic function	hls::Cmp
openCV basic function	hls::And
openCV basic function	hls::Not
openCV basic function	hls::AddS
openCV basic function	hls::AddWeighted
openCV basic function	hls::Mean
openCV basic function	hls::SubRS
openCV basic function	hls::SubS
openCV basic function	hls::Sum
openCV basic function	hls::Reduce
openCV basic function	hls::Scale

#### > For function signatures and descriptions, please refer to:

- Synthesizable functions in hls\_video.h
- Interface functions in hls\_opencv.h

## **Accelerator Architecture**



#### XILINX ➤ ALL PROGRAMMABLE.

## LTE Radio Digital Front End: Digital Pre-Distortion



- > Cost and power reduction by integrated solution
- Performance increase by exploiting the massive compute power of multi-core processors and programmable logic

XII INX > ALL PROGRAMMABLE.

# **Digital Pre-Distortion Functionality**



> Estimate pre-distorter coefficients (A):



- > DPD negates PA non-linearity
  - PAs consume massive static power
- DPD improves PA efficiency by ~35-40%



- Increase number of coefficients (K)
  - Better linearization, higher complexity



# **Application characteristics**

## Complex bare metal program

- Multiple loop nests, with no obvious bottleneck
- Fixed and floating point
- Complex numbers
- Use software profiling
  - Focus on VW functionality

## Initial Target: K = 64

- Look for speedup with minimal hardware usage
- More Speedup -> increase K



XII INX > ALL PROGRAMMABLE.

## **Code Structure**

```
for (int i = 0; i < NumCoeffs; ++i)
{
#pragma HLS pipeline II=2
W[i].real +=
    (INT64)u[i].real*tx.real
    + (INT64)u[i].imag*tx.imag;
W[i].imag +=
    (INT64)u[i].real*tx.imag
    - (INT64)u[i].imag*tx.real;
}</pre>
```

create\_clock -period 5
set part xc7z020clg484-2



# **Software Optimization**

## > Use the right algorithm!

- Gains here are often easier than throwing hardware at the problem

## > Use ARM NEON function intrinsics

- Low-level ARM-A9 programming





#### Speed-up: 5x

XII INX > ALL PROGRAMMABLE.

# **Using NEON Instructions**



// load operands int32x2\_t tr = vdup\_n\_s32(sample.real); int32x2\_t ti = vdup\_n\_s32(sample.imag); int32x2x2\_t u = vld2\_s32((int32\_t \*)(uRow+i)); int64x2\_t w = vldlq\_s64((int64\_t \*)(W+i)); // do parallel computation w = vmlal\_s32(w,u.val[0],tr); w = vmlal\_s32(w,u.val[1],ti); // store result vstlq\_s64((int64\_t \*)(W+i),w);

# **Acceleration Approach**

## Neon intrinsics are OK, but HLS can do better

- with minimal code modification

- Pick right partitioning between processor code and accelerator
  - Focus on efficient use of generated hardware
  - Tradeoff overall time and resources
    - time = sw + communication + hw
    - resources = communication + hw



## > Efficient memory-mapped IO with fifo

– DMA resources not justified

# **AXI FIFO Architecture**

	FF	LUT
AXI Infrastructure	~300	~300
Accelerator	2552	2605



#### XILINX ➤ ALL PROGRAMMABLE.

# **Digital Pre-Distortion on Zynq from C/C++**



- Significant speed-up for existing designs
- OR: use speedup to solve bigger problems in same amount of time

XILINX > ALL PROGRAMMABLE.

# **Design exploration opportunities**

> Maximize resource sharing

> Insert pipelines

<pre>#pragma HLS allocation \</pre>			
instances= <b>mul</b> limit=1	$\setminus$		
operation			

**#pragma HLS pipeline** II=1

> Vary number of coefficients

Unroll loops to increase performance CINT64 W[MAX COEFFS];

#pragma HLS unroll \
factor=UNROLL\_FACTOR

XILINX > ALL PROGRAMMABLE.

## **Accelerator Results**





Not-Optimized Algorithm

 Optimized algorithm



#### 

## Conclusion

## Go forth and build!

## > Many thanks to:

- Jan Langer
- Baris Ozgul
- Juanjo Noguera
- Kees Vissers
- Thomas Li
- Devin Wang
- Vinay Singh
- Duncan Mackay
- Dan Isaacs
- And many others