Guelph University
School of Engineering
ENG6530: Reconfigurable Computing Systems
Xilinx Vivado HLS CAD Flow:
Xilinx HLS Workshop (Labs):
-
-
Lab #1 Tutorial, Matrix Multiply (Vivado HLS Design Flow Xilinx Lab Handout)
-
Lab #1, Matrix Multiply Resources
-
-
Lab #2 Tutorial, RGBYUV (Improving Performance Xilinx Lab Handout)
-
Lab #2, RGBYUV Filter Resources
-
-
Lab #3 Tutorial, DCT (Improving Area and Resource Utilization Xilinx Lab Handout)
-
Lab #3, DCT Resources
-
-
Lab #4 Tutorial, FIR Filter (Creating a Processor System Xilinx Lab Handout)
-
Lab #4, FIR Resources
Resources online:
-
-
Getting Started with Vivado HLS (YouTube)
-
-
Xilinx VIVADO Video Tutorials (All Video Clips for Vivado)
-
-
Xilinx VIVADO (2015.4) High Level Synthesis User Guide
-
-
Xilinx VIVADO (2012.2) High Level Synthesis (Tutorial)
-
-
Xilinx VIVADO (2013.2) High Level Synthesis (Tutorial)
-
-
Xilinx VIVADO (2013.2) High Level Synthesis (PPT Tutorial)
-
-
Xilinx VIVADO (2016.2) High Level Synthesis (Tutorial)
-
-
Xilinx VIVADO Design Suite (User Guide)
AVNET ZedBoard Information:
-
-
ZedBoard Bood Guide and JTAG Configuration
-
-
ZedBoard User Guide
-
-
ZedBoard Getting Started Guide
This page is maintained by Shawki Areibi, sareibi@uoguelph.ca
Last modified Sept. 2023